Renesas unveils the first generation of 32-bit RISC-V CPU core

Renesas has announced that it has designed and tested a 32-bit CPU core based on the open-standard RISC-V instruction set architecture (ISA). Renesas is among the first in the industry to independently develop a CPU core for the 32-bit general-purpose RISC-V market, providing an open and flexible platform for IoT, consumer electronics, healthcare and industrial […]

The post Renesas unveils the first generation of 32-bit RISC-V CPU core appeared first on Softei.com – Global Electronics Industry News.